The objective of this paper is to demonstrate the possibility of using a dual-gate GaAs FET as a frequency multiplier over the Ku-band with a good conversion gain. Experimentally, it achieved 8dB. Although Empower has many product lines encompassing state-of-the-art Bipolar, MOSFET, LDMOS and GaAs FET devices, GaN has become the marquee technology for TWT replacement and other applications where improvement of SWaP is desired. .High dielectric constant (κ) oxides on (In)GaAs.High carrier mobility materials.High-κoxides.In-situ preparation of oxide/semiconductor interfaces.High-κon (In)GaAs MOSCAPs and MOSFETs.MBE-HfO 2, Y 2 O 3 and ALD-Y 2 O 3 on GaAs MOSCAPs.ALD-HfO 2 and Al 2 O 3 on In 0.53 Ga 0.47 As MOSFETs.Common gate MBE-Y 2 O 3 for Ge.
GaAs MOSFET - Materials Physics and Devices
Abstract
Ga2O3(Gd2O3) as a gate dielectric on GaAs has been shown to possess a low interfacial density of states. The electrical, chemical, and structural properties of this novel oxide and its interface with GaAs are discussed. The interfacial oxide layers on GaAs were found to be a single crystal of pure Gd2O3. Various GaAs metal-oxide-semiconductor field-effect-transistors (MOSFETs) and their device performance are reviewed.
- Publication:
- Pub Date:
- April 2001
- DOI:
- 10.1142/9789812811523_0001
- Bibcode:
- 2001appc.conf....3H
Abstract:
Analysis and characterization of the GaAs MOSFET with High-k gate dielectric material and also do the small signal analysis and noise analysis using TCAD tool. In present research work GaAs is employed as substrate material. Band gap of GaAs is about 1.43eV. Lattice constant for GaAS is 5.65A. Substrate doping is 1x10^16 cm-3. HFO2 gate dielectric deposited on GaAs(100) substrate. HFO2 film is 20nm thick. Dielectric constant of HFO2 is order of 20-25. Permittivity (F cm^-2) is 20€0. Band gap (eV) is 4.5-6.0.HFO2 grown by Atomic Layer Deposition on GaAs. The transition metal Au is proposed dopant for GaAs. Source/Drain junction depth is 20nm. Doping levels of drain source are 1e20. Gold is used for gate metal. A working GaAs device is simulated and out performs the Si core device due to its increased mobility. It also decreases leakage current. Solve the problem of Fermi level pinning. So GaAs MOSFET is always better than Si MOSFET.
Keywords: GaAs MOSFET,TCAD,HFO2Gate.
1. INTRODUCTION
1.1Basic MOS capacitance structure
Metal-Oxide-Semiconductor (MOS) capacitors are the heart of every digital circuit such as single memory chip, dynamic random-access memory (DRAM), switched capacitor circuits, analog-to-digital converters and filters, optical sensors and solar cells. A schematic view of a MOS capacitor is shown in the Fig.1.The MOS capacitor is parallel plate capacitor with silicon (S) as one electrode and the metal (M) as the other electrode. The insulator is generally an oxide (O) layer of silicon. The metal electrode is also known as the gate of the system. The silicon has an ohmic contact to provide an external electric contact. The thickness of the insulator (oxide) layer is denoted by d, and it determines the capacitance of the MOS capacitor. VG is the voltage applied to the gate of the MOS capacitors.
Gaas Fet Vs Mosfet
illustration not visible in this excerpt
Fig.1: Basic MOS capacitance structure
Compound III-V materials are attractive for achieving enhanced n-FET mobility, due to their high bulk electron mobility. III-V channel n-MOSFETs can achieve performance enhancement as well as reduced dynamic power consumption for a fixed performance level. Si CMOS technology has been driven by device scaling to increase performance, as well as reduce cost and maintain low power consumption. However, as devices are scaled below the 100nm region, performance gain has become increasingly difficult to obtain by traditional scaling. High mobility materials can greatly improve the power performance tradeoff which is a tremendous advantage for VLSI digital applications. Currently in industry, mobility enhancement is achieved by applying strain to conventional Si MOSFETs, either through process-induced strain or substrate engineering. However, the mobility benefits that can be achieved by staining Si are limited and reduced by scaling, and there is great interest in studying non-Si channel materials to achieve even higher motilities. For gate materials, traditional SiO2 is being replaced by High-k dielectric to reduce the gate leakage current.
1.2 GaAs used as substrate
GaAs is the most common in use after silicon. III-V compound semiconductor is use due to their outstanding electron transport properties, their relative maturity and demonstrated reliability when compared with other candidates, such as carbon nanotube transistors and semiconductor nanowires. Moreover, it is well known that III-V-based MOSFETs usually have relatively low thermal tolerance in the device fabrication process. For instance, the interface between the gate oxide and III-V materials can be easily degraded during high temperature processes such as the annealing step after ion-implantation in conventional inversion-mode MOSFETs. The amount of energy required for an electron to move from the valence band to the conduction band depends on temperature, the semiconductor material and material’s purity and doping profile. For undoped GaAs, the energy band gap at room temperature is 1.42eV. The electron affinity for GaAs is 4.07 eV. GaAs have several advantages over Si for operation in the microwave region-primary, higher mobility and saturated drift velocity and the capacity to produce devices on a semi-insulating substrate.
illustration not visible in this excerpt
Table: 1.Comparison of physical and semiconductor Properties of GaAs and Si.
Abbildung in dieser Leseprobe nicht enthalten
Table: 2. Different high k material.
2. Introduction to silvaco tcad tool
2.1 Process Simulator-ATHENA
ATHENA: A Two-Dimensional Process Simulation Framework is a comprehensive software tool for modeling semiconductor fabrication process. ATHENA provides facilities to perform efficient simulation analysis that substitute for costly real world experimentation. ATHENA combines high temperature process modeling such as impurity diffusion and oxidation, topography simulation, and lithography simulation in a single, easy to use framework.
illustration not visible in this excerpt
Fig.2: Athena Framework
2.3 Device Simulator-ATLAS
ATLAS is a physically based two and three-dimensional device simulator. It predicts the electrical behavior of specified semiconductor structure, and provides insight into the internal physical mechanisms associated with device operation. ATHENA is frequently used in conjunction with the ATLAS device simulator. ATHENA predicts the physical structure that result from processing .these physical structure are used as input b ATLAS, which then predicts the electrical characteristics associated with specified bias condition. The combination of ATHENA and ATLAS makes it straightforward to determine the impact of process parameter on device characteristics.
Gaas Power Mosfet
illustration not visible in this excerpt
Gallium Arsenide Transistor
Fig.3: Atlas Framework
[...]